

Towards Energy Consumption Analysis of Programs at the LLVM IR Layer

K. Georgiou¹, U. Liqat²

P. Lopez-Garcia², M.V. Hermenegildo², K. Eder¹,

¹University of Bristol

²IMDEA Software Institute

April 24, 2014

1 Mapping Technique

- Motivation
- Mapping Technique
- LLVM-IR/ ISA Mapping Example
- Mapper Output


2 LLVM-IR Resource Analysis

- Transformation based analysis framework
- LLVM IR to CLP transformation

3 Conclusions and Future Work


- Results
- Future Work

Motivation



¹U. Liqat, S. Kerrison, A. Serrano, K. Georgiou, P. Lopez-Garcia, N. Grech, M. Hermenegildo, and K. Eder. Energy Consumption Analysis of Programs based on XMos ISA-level Models. In Pre-proceedings of the 23rd International Symposium on Logic-Based Program Synthesis and Transformation (LOPSTR13), Sept. 2013.

Mapping Technique



LLVM-IR/ ISA Mapping Example

LLVM-IR

LoopBody:

```
%deref1 = load i32* %i  
store i32 %deref1, i32* %  
br label %LoopTest2, !dbg
```

LoopBody3:

```
%3 = load i32* %numbers.bound  
%deref6 = load [0 x i32]** %numbers  
%deref7 = load i32* %j  
%boptmp8 = sub i32 %deref7, 1  
%subscript = getelementptr [0 x i32]* %deref6, i32 0, i32 %boptmp8  
%deref9 = load i32* %subscript  
%4 = load i32* %numbers.bound  
%deref10 = load [0 x i32]** %numbers  
%deref11 = load i32* %j  
%subscript12 = getelementptr [0 x i32]* %deref10, i32 0, i32 %deref1  
%deref13 = load i32* %subscript12  
%relopcmp = icmp sgt i32 %deref9, %deref13  
%cast = zext i1 %relopcmp to i32  
%zerocmp = icmp ne i32 %cast, 0  
br i1 %zerocmp, label %iftrue, label %ifdone
```



ISA

.label10

```
0x000100da: 05 5c: ldw (ru6) r0, sp[0x5]  
0x000100dc: 04 54: stw (ru6) r0, sp[0x4]  
0x000100de: 20 73: bu (u6) 0x20 <.label5>
```

.label8

```
0x000100e0: 08 5c: ldw (ru6) r0, sp[0x8]  
0x000100e2: 44 5c: ldw (ru6) r1, sp[0x4]  
0x000100e4: 21 f8 ec 1f: ldaw (l3r) r2, r0[r1]  
0x000100e8: 68 9a: sub (2rus) r2, r2, 0x4  
0x000100ea: 28 08: ldw (2rus) r2, r2[0x0]  
0x000100ec: 01 48: ldw (3r) r0, r0[r1]  
0x000100ee: 02 c0: lss (3r) r0, r0, r2  
0x000100f0: 14 78: bf (ru6) r0, 0x14 <.label6>  
0x000100f2: 00 73: bu (u6) 0x0 <.label7>
```


Mapper Output

```
fibonacci_body {212000} :
```

```
... %zerocmp = icmp ne i32 %cast: { } {0}
... br i1 %zerocmp: { bt_ru6, ldc_ru6, bu_u6 } {159000}
... %deref = load i32* %n: { ldw_ru6 } {53000}
... %relopcmp = icmp eq i32 %deref: { } {0}
... %cast = zext i1 %relopcmp to i32: { } {0}
```

```
"fibonacci_body": {
  "instructions": [
    "bt_ru6",
    "ldc_ru6",
    "bu_u6",
    "ldw_ru6"
  ],
  "lineEnds": "13",
  "lineStarts": "13",
  "energy": 212000
},
```

Transformation based analysis framework



CiaoPP Resource Usage Analysis

Static analysis that automatically infers both upper and lower bounds on the usage that a program makes of a very general notion of user-definable resource, in this case *energy*.

Transforming LLVM IR to Horn Clauses

Each LLVM IR block is transformed to *Horn clause* (in Ciao language):

$$\langle block_id \rangle (\langle params \rangle) :- S_1, \dots, S_n.$$

which is the Intermediate representation on which the CiaoPP analysis operates.

- Each LLVM IR instruction is represented by a literal S_i .
- Input/Output parameters ($params$) to each block are inferred via a fixpoint analysis on the CFG of the program.
- Types are transformed into their counterparts in Ciao language.
- Branching instructions are transformed to calls to other blocks.
 - Branching to multiple blocks is treated as call to a predicate with multiple clauses.

Example

```
struct mystruct          void print(struct mystruct Arg0[7])
{
    int x;                {
    int arr[5];            // print contents of input argument
};                         ...
                          ...
                          }
```

Cost function for the function *print*? :

Example

```
struct mystruct          void print(struct mystruct Arg0[7])
{
    int x;                {
    int arr[5];            // print contents of input argument
};                          ...
                          ...
                          }
```

Cost function for the function *print*? :

$$C_s * \text{length}(s) \times C_{s.arr} * \text{length}(s.arr) + C_{rest}$$

Example

```
struct mystruct          void print(struct mystruct Arg0[7])
{
    int x;                {
    int arr[5];            // print contents of input argument
};                          ...
                          ...
                          }
```

Cost function for the function *print*? :

$$C_s * \text{length}(s) \times C_{s.arr} * \text{length}(s.arr) + C_{rest}$$

LLVM IR representation of function *print*:

*define void @print([7 × {i32, [5 × i32]}] * noalias nocapture) nounwind*

Example

*define void @print([7 × {i32, [5 × i32]}] * noalias nocapture) nounwind*

```
:- regtype array1/1.  
array1([]).  
array1([Elem|T]):-  
    struct(Elem),  
    array1(T).
```

```
:- regtype struct/1.  
struct(mystruct(X,Y)):-  
    num(X),  
    array2(Y).
```

```
:- regtype array2/1.  
array2([]).  
array2([Elem|T]):-  
    num(Elem),  
    array2(T).
```

Ciao language declaration of function print:

```
:- entry print(Arg0) : array1(Arg0).  
    print(Arg0):- ...
```

Accuracy of Energy Analyses: LLVM vs. ISA layer

Program	Error vs. HW		ISA/LLVM
	llvm	isa	
fact	4.5%	2.86%	0.94
fibonacci	11.94%	5.41%	0.92
sqr	9.31%	1.49%	0.91
power_of_two	11.15%	4.26%	0.93
reverse	2.18%	N/A	N/A
concat	8.71%	N/A	N/A
mat_mult	1.47%	N/A	N/A
sum_facts	2.42%	N/A	N/A
Average	6.46%	3.50%	0.92

- ISA analysis estimations are reasonably accurate.
- LLVM estimations are close to ISA estimations.
- A bigger class of programs are analyzable at LLVM-IR layer.

Mapping

- Minimize mapping error
- Obtain an LLVM-IR stand alone energy model
- Map timing information

Resource Analysis

- Extend the analysis for concurrent programs
- Better modeling of memory, e.g Hashed SSA form

Thank you!

kyriakos.georgiou@bristol.ac.uk


umer.liqat@imdea.org

pedro.lopez@imdea.org

manuel.hermenegildo@imdea.org

kerstin.eder@bristol.ac.uk


Summary




XMOS Architecture

We focus on the XCORE processor, a 32bit multicore microcontroller designed by XMOS.

- 64KiB SRAM
- No Cache hierarchies
- Channel based communication between threads and cores
- Up to eight threads per core
- Four stage pipeline
- Simple scheduling (no branch prediction)



Energy Measuring Set Up



Even threads instruction (name & encoding)



Analysing with CiaoPP: Example

```
int sumFact(int Arr[], int NoOfElem) {  
    if(size==0)  
        return 0;  
    return fact(Arr[NoOfElem-1])+  
        sumFact(Arr, NoOfElem-1);  
}
```

```
int fact(int i) {  
    if(i<=0)  
        return 1;  
    return i*fact(i-1);  
}
```

Analysing with CiaoPP: Example

```
int sumFact(int Arr[], int NoOfElem) {  
    if(size==0)  
        return 0;  
    return fact(Arr[NoOfElem-1])+  
        sumFact(Arr, NoOfElem-1);  
}
```

```
int fact(int i) {  
    if(i<=0)  
        return 1;  
    return i*fact(i-1);  
}
```

$$Sz_{Ret}^{ub}(Arr, NoOfElem) = Factorial(Sz_{Elem}^{ub}) * Sz_{NoOfElem}^{ub}$$

$$Cost_{arraySum}(Arr, NoOfElem) = \\ 10 * \underline{Sz_{NoOfElem}^{ub} * Sz_{Elem}^{ub}} + 16 * Sz_{NoOfElem}^{ub} + 67$$

where $Elem \in Arr$